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Abstract—A new series-parallel resonant bridgeless boost 
(SPBBR) power factor correction (PFC) rectifier is proposed in 
this paper. It is based on a totem-pole bridgeless boost (TPBLB) 
configuration which allows bi-directional current to flow during 
resonance to provide soft-switching for all semiconductor 
devices. Therefore, no additional active switch is needed. The 
resonant is produced by a resonant network which is placed 
before the output capacitor. A detailed analysis of the converter 
operation and control is presented. Design considerations and 
parameter values determination are also given. Simulation 
results is used to verify the theoretical analysis of the SPBBR. 
 
Index Terms—Bridgeless Boost Rectifier (BBR); Series-
Parallel Resonant; Totem-Pole; Zero Current Switching (ZCS). 
 
I. INTRODUCTION 
 
The power factor correction (PFC) boost rectifier is the most 
popular topology amongst the rectifiers. It is a combination 
of a diode-bridge rectifier with a dc/dc boost rectifier. The 
circuit is simple and regulated output voltage and high power 
factor voltage can be easily achieved [1]–[3]. Figure 1 shows 
the typical circuit of continuous current mode (CCM) boost 
PFC converter with average current mode control [4]. Figure 
2 shows the simulated waveforms of the circuit shown in 
Figure 1, where the inductor current follows the shape of the 
input voltage. The peak of the input current and the width of 
the pulse width modulation (PWM) signal are changed 
according to the input voltage. 
 
 
 
Figure 1: Typical circuit of CCM boost PFC rectifier 
 
However, the conduction losses are significantly high 
across the diode-bridge especially at a lower input voltage 
and higher output power [5]. The conduction losses caused 
by the diode-bridge rectifier is because two diodes need to be 
permanently active in the current path which causes 
conduction losses. Therefore, overall converter efficiency is 
also decreased. The conduction losses caused by the 
conventional diode-bridge boost rectifier can be reduced 
further by reducing the number of device(s) in a current path. 
The number of device reduction topologies have been 
proposed by a number of researchers in past three decades 
[6]–[8]. The proposed device reduction converter is known as 
bridgeless converter where physically, the diode-bridge 
configuration is no longer exist in the converter. 
 
 
 
Figure 2: Typical PFC boost rectifier in CCM related waveforms. 
 
The bridgeless topology can also be configured as other 
dc/dc converter such as buck, cuk and buck-boost [9]–[11]. 
In bridgeless topologies, the number of devices in a current 
path is less than the number of devices in diode-bridge 
converter. There is no significant improvement for bridgeless 
topologies over the conventional diode-bridge converter in 
terms of the size of the passive component. However, the 
elimination of the diode-bridge means that the number of 
conducting devices in the current path is reduced. Hence, the 
efficiency will also increase. 
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Figure 3: Losses in between switching transition. 
 
II. BRIDGELESS BOOST RECTIFIER WITH SOFT-SWITCHING 
 
Bridgeless boost rectifiers (BBR) has the ability to achieve 
high power factor using a basic closed-loop control 
technique. Even though conduction losses are reduced in 
BBR topologies, the BBR topologies still suffer from 
switching losses which occur at every time the switch is on 
and off. The switching losses occur due to the BBR is 
switched by using the hard-switching technique. The hard-
switching technique offers a simple control and switching 
circuit which means the overall cost and the complexity of the 
controller are reduced. However, the drawback of hard-
switched BBR more dominant compared to their advantages 
such as higher device stress, higher switching loss and high 
rate of change of current and voltage over time as shown in 
Figure 3. 
The switching losses can be reduced by applying the soft-
switching technique to the hard-switched BBR. The principal 
of the soft-switching is where the switch/device commutation 
occurs when its voltage or current is zero. This paper will 
discuss, analyse, and examine the effect of BBR when the 
soft-switching technique is applied. 
Soft-switching technique may be divided into two 
categories, namely zero-current-switching, (ZCS) and zero 
voltage-switching, (ZVS). To achieved ZVS, the switch 
voltage must be forced to zero before the switch current starts 
flowing. A MOSFET body-diode or IGBT co-packed-diode 
will allow the current to flow in reverse direction through the 
switch. The current flow through the body-diode or co-
packed-diode will clamp the voltage across the switch to a 
negligible voltage level such that turn-on switching losses are 
significantly reduced [1]. However, ZVS cannot be achieved 
during turn-off but the area of the switching transition can be 
reduced by adding a capacitor across the switch to bring down 
the voltage rising rate which is also called low-loss turnoff. 
In order to eliminate the capacitive losses during turn-on, 
ZVS is preferable due to MOSFETs have a larger drain-
source capacitance (Cds) [12]. 
For ZCS, switch current must be zero before the gate 
voltage is increased by directing the current away from the 
switch. Negative voltage potential can also be imposed across 
the switch to direct the current away from the switch. 
However, ZCS cannot be achieved during the switch turn-on 
transition due to an inductor is usually placed in series with a 
switch. Therefore, the ZCS can only be achieved during turn-
off. The current rising rate of the switch could be reduced by 
the series inductance, hence, minimizing the overlapping 
between the current rise and voltage fall. This technique is 
suitable for an IGBT which known to have a tailing current 
problem [1]. 
In this paper, a ZCS BBR with high power factor is 
introduced. In order to achieve soft-switching operations, the 
proposed ZCS BBR combines a totem-pole bridgeless boost 
rectifier (TPBBR) topology [8] with passive L-C networks. 
The L-C resonant networks are placed before the output 
capacitor.  
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Figure 4: Resonant network configurations. (a) Series resonant network,  
(b) Parallel resonant network, and (c) Series-parallel resonant network. 
 
The L-C resonant network is classified into three categories 
namely series resonant, parallel resonant and series-parallel 
resonant networks. The category is classified according to the 
connection of the resonant inductor and resonant capacitor as 
shown in Figure 4. Series resonant TPBBR and parallel 
resonant TPBBR have been proposed in [8] and [13] 
respectively. In this paper, TPBBR with series-parallel 
resonant network configurations (SPBBR) will be analysed. 
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Figure 5: A TPBBR topology with L-C resonant network. 
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Figure 6: (a) Proposed SPBBR converter topology (b) Equivalent circuit of 
the proposed SPBBR converter topology during steady-state. 
 
III. PROPOSED CONVERTER OPERATION 
 
The concept of a BBR converter with soft-switching is by 
allowing the current to flow bi-directionally from high 
voltage point to low voltage point which occurs during the 
resonant. High voltage point is marked as A and low voltage 
point is marked as B as indicated in Figure 5. The 
bidirectional current flow can be realized by arranging S1 on 
top of S2 which also known as ‘totem-pole’ arrangement. The 
current flow from high voltage point to low voltage point 
through S1 and S2 when both switches are turned on and vice 
versa when both switches are turned off.  
The proposed SPBBR converter circuit is shown in Figure 
6(a) while the equivalent circuit of the converter during 
steady-state operation is shown in Figure 6(b). Lr, Cr1 and Cr2 
network provides ZCS for S1 and S2 and causes both switches 
and diode D3 to turn-on softly. Only a slow recovery diode 
type is needed for D1 and D2. This is because the diodes are 
always conducted for half cycle line period. The SPBBR 
converter has a similar operation principle for each half cycle 
line period. Therefore, it is adequate to explain the circuit 
analysis during positive half cycle only. It will reflect the 
circuit analysis during the negative half cycle. The following 
assumptions have been made to further simplify the analysis. 
 
i. SPBBR converter is operated in steady-state. 
ii. L1 and L2 are large. It is assumed as constant dc current 
source. 
iii. Co is large. It is assumed as a constant dc voltage 
source. 
iv. D2 is off during the positive half cycle. 
 
Figure 7 illustrates the ideal key waveforms of the SPBBR 
converter, while Figure 8 shows the equivalent circuits of the 
SPBBR converter during the positive half cycle. 
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Figure 7: Ideal key waveforms of the proposed SPBBR converter. 
 
A. t0 ≤ t ≤ t1 
It is assumed that D1, D3 and DS2 were conducting while 
D2, S1, and DS1 were not conducting. iLr is increased to the 
level of the input current, Iin while vCr1 and vCr2 are zero. At 
t=t0, S1 is turned on softly and body diode of S2 is turned off 
at ZCS. Lr is discharged from Iin through D3–VO–DS2–DS1 to 
zero at t=t1. Lr causes D3 to turn off at ZCS. The time interval 
can be described as:  
O
rin
V
LI
ttt  0101
  (1) 
B. t1 ≤ t ≤ t2 
In this interval, Iin continues flowing through D1 and S1, 
while the other switches are off. iLr(t), vCr1(t) and vCr2(t) are 
zero. This interval will determine the shape of the input 
current waveform as described in Equation (2) 
 
011212 tDTttt S                       (2) 
 
where Ts is the switching period and D is the duty cycle. 
 
C. t2 ≤ t ≤ t3 
The resonance begins when S2 is turned on. Iin continues 
flowing through D1 and S1, while iLr increases negatively 
through S1–S2–Cr1 and reaches its peak. The peak voltage is 
determined by Vo=Zr. At t=t3, the peak voltage decreases to 
zero. vCr1, charges to its peak at t=t3 while vCr2 discharges to -
Vo through Lr–S1–S2. Vo causes D3 reverse-biased and 
opened. The time interval is determined as 
r
ttt


 2323
  (3) 
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D. t3 ≤ t ≤ t4 
The resonance continues in this interval. The resonant 
continues to resonate for another half period through Lr–Cr1–
Vo–DS2–DS1 until t=t4. At this instant, iLr = Iin, while vCr1 is 
decreasing and vCr2 is increasing. The current that flows 
through S1 decreases sinusoidally until zero. The time interval 
can be described as 
r
O
rin
V
ZI
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1
3434
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E. t4 ≤ t ≤ t5 
During this interval, S1 is turned off. The resonance 
continues resonating from the previous interval via Lr–Cr1–
Vo–DS2–DS1 while Iin flows through D1–Lr–Cr1–Vo–DS2 and 
back to the source. Cr2 continues to discharge while 
resonating from the previous state. To achieve ZCS, the peak 
value for period t45 must satisfy the condition in Equation (7): 
 
in
r
O I
Z
V
    (7) 
 
If the condition in Equation (7) is exceeded, more than 
double amount of the input current will flow through S1 
during resonance. Hence, this will double the rating and cost 
of the component. To achieve ZCS with lower peak current 
through S1, the ratio of Vo=Zr is required to be close as 
possible to Iin. Values of Cr1, Cr2 and Lr can be obtained 
according to Equation (7) as long as Vo is regulated. When 
the IS1 turns off with ZCS, this interval reached its end. The 
time interval is: 
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F. t5 ≤ t ≤ t6 
Resonance process is stopped at t=t5 when iLr=Iin. Iin flows 
through D1–Lr–Cr1–Vo–DS2 and D1–Lr–Cr2–DS2. All switches 
are off. Therefore, vCr1 decreases linearly to zero and vCr2 
increases linearly to Vo at t=t6. During this time interval 
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G. t6 ≤ t ≤ t0 
At this interval, vCr1 is zero and vCr2 is fully charged to Vo. 
D3 starts to conduct. Iin flows through D1–Lr–D3–Vo–DS2. The 
same process repeated after it reaches t=t0. process 
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The functionality of the switches in SPBBR converter is 
fully utilized by exchanging the role of the switch at every 
half cycle. The resonant conduction time is determined by 
 
r
O
rin
res
V
ZI
ttT

 )(sin2 1
25

   (11) 
 
where Tres is resonance period between t25. The minimum 
value of Tres is Tres=2 and the maximum value of Tres is when 
Iin is zero. It is suggested that set Tres at 0.75Tres when Iin = 0. 
 
IV. SPBBR PARAMETERS DETERMINATION 
 
The specifications of SPBBR is shown in Table I. Based on 
the specifications, the parameters for the SPBBR can be 
determined. 
 
Table 1 
Proposed SPBBR Converter Specifications 
 
Parameters Values 
Output power, Pout 400 W 
Input Voltage, vin 90 - 240 Vrms 
Input Current, iin 4.44 A 
Output voltage, Vout 400 Vdc 
Input frequency, fin 50 Hz 
Switching frequency, fs 45 kHz 
 
 
 
D1
D2 S2
Lr
Vo
Iin
Cr1
D3
S1 DS1
DS2
Cr2
 
(a) 
D1
D2 S2
Lr
Vo
Iin
Cr
D3
S1 DS1
DS2
Cr
 
(b) 
D1
D2 S2
Lr
Vo
Iin
Cr1
D3
S1 DS1
DS2
Cr2
 
(c) 
D1
D2 S2
Lr
Vo
Iin
Cr1
D3
S1 DS1
DS2
Cr2
 
(d) 
D1
D2 S2
Lr
Vo
Iin
Cr1
D3
S1 DS1
DS2
Cr2
 
(e) 
D1
D2 S2
Lr
Vo
Iin
Cr1
D3
S1 DS1
DS2
Cr2
 
(f) 
Totem-Pole Bridgeless Boost PFC Rectifier Using Series-Parallel Resonant Network 
 e-ISSN: 2289-8131   Vol. 9 No. 2-7 87 
D1
D2 S2
Lr
Vo
Iin
Cr1
D3
S1 DS1
DS2
Cr2
 
(g) 
 
Figure 8: Equivalent circuit of the proposed TPBLB converter during 
positive half cycle (a) Interval 1 (b) Interval 2 (c) Interval 3 (d) Interval 4 
(e) Interval 5 (f) Interval 6 (g) Interval 7. 
 
A. Determination of Lr and Cr 
In practice, resonance frequency, fr, is set to be higher than 
switching frequency by ten folds or higher [14]. Therefore, 
the characteristics of the boost converter output operated in 
CCM will not be affected. The condition as in Equation (7) 
will ensure that the ZCS and soft turn-on could be achieved. 
The limit of Lr needs to be set according to the (12). 
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By manipulating Equation (4) and satisfying Equation (7), Cr1 
and Cr2 can be obtained. 
 
6
21
1044.11022
)(
1

 s
ff
CCL
rr
rrr
    (13) 
06.106
)( 21

 in
O
rr
r
I
V
CC
L       (14) 
 
 
Lr should be less than or equal to 73.5 H. Therefore, Lr=42 H 
is chosen. The obtained Lr is substituted into Equation (13) to 
obtain a total resonant capacitance (Cr1 + Cr2) equal to 12 nF. 
Therefore, Cr1 = Cr2 = 6 nF. Two 6.8 nF resonant capacitors 
are selected to produce a total resonant capacitance of 13.6 
nF. Tres could be obtained by substituting Zr into Equation 
(11). The Lr and Cr rating are as follows: 
 
OC Vv r 2
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Table 2 
Proposed SPBBR Converter Parameters 
 
Parameters Values/Model 
Boost inductors, L1 and L2 1 mH 
Resonant inductor, Lr 42 uH 
Resonant capacitors, Cr1 and Cr2 6.8 nF 
Output capacitors, CO 680 uF 
Output resistor, RO 400 – 1.6 kΩ 
 
 
V. SIMULATION RESULTS 
 
PSIM® is used to simulate the workability of the proposed 
SPBBR converter. Table 2 shows the parameters of the 
SPBBR. The gate signals for S1 and S2 are shown in Figure 
9(a) and 9(b) respectively. The resonant network voltage and 
current waveforms are shown in Figure 9(c), 9(i) and 9(j) 
respectively, are similar as analysed in the SPBBR converter 
operations and confirmed that the analyses are valid. The soft 
switching for S1 and S2 are shown in Figure 9(d) until Figure 
9(g). D3 is turned off at ZCS as shown in Figure 9(h) and 9(i). 
The input supply voltage, input supply current and it 
respective Fast Fourier Transform (FFT) are shown in Figure 
10. It shows that the ability of SPBBR to achieve high power 
factor. The power factor and the FFT are improved when the 
power is increasing. 
 
VI. CONCLUSION 
 
A new SPBBR converter topology has been presented. A 
detailed analysis of the converter operation under series-
parallel resonant network configuration has been described. 
The SPBBR has been analysed and the performance of the 
converter has been validated by using simulation. The 
performance of the converter has been evaluated by assessing 
the power factor and the total harmonic distortion of the input 
parameters. The SPBBR is able to work within different load 
condition. With the addition of the resonant networks, the 
input voltage and current are not affected. The THD of the 
SPBBR is within the acceptable limit. 
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Figure 9. The SPBBR simulation results at 240 Vinrms (a) Gate signal 
for S1. (b) Gate signal for S2. (c) iLr . (d) Current through S1. (e) 
Voltage across S1. (f) Current through S2. (g) Voltage across S2. (h) 
Current through diode D3. (i) Voltage across resonant capacitor 
Cr1/diode D3 and (j) Voltage across resonant capacitor Cr2. 
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Figure 10. Simulation results of input supply voltage, input supply 
current, and corresponding FFT for SPBBR at different loads 
 
